

Interface a Multiplexed-Bus Real-Time Clock to a μ P With Separate Address and Data Buses

An IC multiplexed-bus real-time clock (RTC) is designed for use with processors that include a multiplexed data-address bus, but some designers prefer to use such "mux-bus" RTCs with processors whose data and address buses are separate (Figure 1).





Figure 1. The components shown interface a mux-bus RTC to a processor (DS2250) with separate data and address buses.

The mux-bus RTC has four control signals. Chip Select (\overline{CS}) must be active when reading or writing data. Read Data strobe (\overline{RD}) is for data reads, Write Data strobe (\overline{WR}) is for data writes, and Address Strobe (ALE) latches the register address internally. The falling edge of ALE latches the register address (presented on pins AD0-AD7 of the Address/Data bus) whenever \overline{RD} and \overline{WR} are both high. You then transfer data to or from the selected clock register via AD0-AD7 by toggling \overline{WR} or \overline{RD} low while \overline{CS} is active.

In Figure 1, the interface between the RTC (DS1687) and an 8051-type processor (DS2250) ignores the expanded memory multiplexed address and data function provided by the processor's P0, P2 and ALE pins (not shown). Instead, external logic creates the ALE signal, and the RTC is memory-mapped into the expanded memory area.

The configuration above requires two address locations in the processor address space. When A0 is low, the clock-decode logic toggles ALE while \overline{RD} and \overline{WR} are held high. When A0 is high, the clock-decode logic holds ALE low while toggling \overline{RD} or \overline{WR} low. The address-decode logic holds \overline{CS} low for either state of A0, provided A1-15 matches the address to which the clock is mapped. In software, you access the clock by writing the register address to the lower address (A0 low), which is followed by a read or write to the upper address (A0 high). The associated [software](#) can be downloaded from the Maxim site. Figure 2 shows the complete schematic.



[For Larger Image](#)

Figure 2.

DI460, July 2002

MORE INFORMATION

DS12885:	QuickView	-- Full (PDF) Data Sheet (152k)	-- Free Sample
DS12887:	QuickView	-- Full (PDF) Data Sheet (360k)	-- Free Sample
DS12887A:	QuickView	-- Full (PDF) Data Sheet (232k)	-- Free Sample
DS12C887:	QuickView	-- Full (PDF) Data Sheet (208k)	-- Free Sample
DS12C887A:	QuickView	-- Full (PDF) Data Sheet (84k)	-- Free Sample
DS14285:	QuickView	-- Full (PDF) Data Sheet (312k)	-- Free Sample
DS14287:	QuickView	-- Full (PDF) Data Sheet (312k)	-- Free Sample
DS1685:	QuickView	-- Full (PDF) Data Sheet (368k)	-- Free Sample
DS1687:	QuickView	-- Full (PDF) Data Sheet (368k)	-- Free Sample
DS1688:	QuickView	-- Full (PDF) Data Sheet (64k)	-- Free Sample
DS1689:	QuickView	-- Full (PDF) Data Sheet (336k)	-- Free Sample
DS1691:	QuickView	-- Full (PDF) Data Sheet (64k)	-- Free Sample
DS1693:	QuickView	-- Full (PDF) Data Sheet (336k)	-- Free Sample
DS17285:	QuickView	-- Full (PDF) Data Sheet (424k)	-- Free Sample
DS17287:	QuickView	-- Full (PDF) Data Sheet (424k)	-- Free Sample
DS17485:	QuickView	-- Full (PDF) Data Sheet (440k)	-- Free Sample
DS17487:	QuickView	-- Full (PDF) Data Sheet (440k)	-- Free Sample
DS17885:	QuickView	-- Full (PDF) Data Sheet (424k)	-- Free Sample
DS17887:	QuickView	-- Full (PDF) Data Sheet (424k)	-- Free Sample